MAPS Readout Electronics

Cesar Da Silva, Andi Klein, Xuan Li, Sanghoon Lim, Ming Liu, Mike McCumber, Pat McGaughey, Mark Prokop

Los Alamos National Laboratory

LDRD DR Feasibility Review 12/5/16

LANL P-25 (Physics), AOT (EE) Groups tise gained from \$5M PHENIX FVTX project + oth pixel sensors and custom ASIC readout alog / digital electronics design and layout gh speed differential and fiber optic data transmiss e of modern FPGAs from Xilinx, Actel GA programming with Verilog and VHDL stom high density interconnects (FPC) ent building and formatting joined ALICE collaboration as associate member

expert help from BNL, LBNL, MIT, UNM, UT Austi

aitibipaitis and Laptitist

_PIDE monolithic Si pixel sensor (ALICE Pixel Detector)

APS readout:

General design

Readout Unit


Radiation hard design and fiber optic

Common Readout Unit

Development board

Test bench


Expected data rates



ummary

5 meter cable


1OS Pixel Sensor using TowerJazz 0.18µm CMOS Imaging Process



High-resistivity (> $1k\Omega$ cm) p-type epitaxial layer ($18\mu m$ to $30\mu m$) on p-type substraction Small n-well diode ($2\mu m$ diameter), ~100 times smaller than pixel => low capacitar

Application of (moderate) reverse bias voltage to substrate (contact from the top) used to increase depletion zone around NWELL collection diode

Deep PWELL shields NWELL of PMOS transistors to allow for full CMOS circuitry wit



40nW / pixel


nd acts as delay line

or and front-end continuously active

n particle hit front-end forms a pulse with ~1-2μs peaking time

shold is applied to form binary pulse

Single Chip High Speed Readout



mm area


e one MAPS chip and slow readout working at LA more on the way


Passive electrical (copper) links, up to 1.2 Gb/s (data and control @ 40 Mb/s)


GBT optical

One way, passive optical splitting, no busy back

Staves







optical Control


GBT


Data (9.6 Gb/s

5 meter cable

x 48

Identical Readout Units (RU) cover the full ITS






GBT optical


Control


Data (9.6 Gb/s

Data 1000 MAb /a may



an B: sPHENIX readout path (held only as contingend





Medium Risk - Staves available in Summer 2017







Figure 9 –Readout Electronics main functions.








winax link to


Stave power control

To CRU

inpu




Low risk, currently being tested by ALICE ect version '0' readout unit at LANI in spring



Long fiber run from Hall to Rack Room over custom CERN optical link

readout unit

GBT FMC Mezzanine ("GBTxFMC")




Low risk, tested and operational order for LANL in process

CI express card



Avago optical engines




(a) PCie40.


(b) PCIe40 Schematic.

De used by several ALICE and sPHENIX subsytem CRU reads out two Readout units, sends slow Ontrols, trigger back Cards reside in CPU chassis

um risk, CRU still in development at LHCb experi

raditional sPHENIX MAPS ENIX Frame Common Readout Frame





Reformat of FPGA or C




(a) PCie40.

Transport Headers and Trailers

edium risk - mainly an FPGA programming effort,


Readout Unit Prototyping and Programming


-2: Overview of the Development Board Features



reduction – Allows FPGA code development with

9-Chip Module High Speed Readout





ALICE ITS IB is physical signal dominated


ent multiplicity reduction: RHIC / LHC = 7000/20000 = 0.35 blision rate increase: RHIC / LHC = 200 kHz / 150 kHz = 1.33

ontinuous Stave-to-ROU link is ~50% bandwidth of ALICE ITS IE

rigger rate reduction: RHIC / LHC = 15 kHz / 50 kHz = 0.30

gered ROU-to-CRU link is only ~15% bandwidth of ALICE ITS I

sk reduction – Easily manageable data rates



Jse all of existing MAPS readout infrastructure!

- Reprogram Common Readout Unit for sPHENIX Add sPHENIX trigger and clock Add sPHENIX data formatting
- New FPGA coding
- lave formed a large team of experts

 Are now associate members of ALICE

 Have access to ALICE hardware and collaborate
- ow to medium risk with many paths to risk reduct.